Newsletter:

Current Newsletter

Resources:

Blog
Webinars
Events
Be An Author

Advertisers:

Advertiser Info
Digital Ads

Related Sites:

Electronic Design
RF Design
PET
EEPN
Microwaves & RF
Planet EE



National Semiconductor LVDS buffer touts jitter performance, ESD protection

Mar 16, 2006 1:42 PM

National Semiconductor Corporation has added the DS90LV804 to its line of LVDS products. The four-channel buffer operates from 0 to 800 Mb/s, features 30 psec total jitter (typical), and offers 15 kV of ESD protection for maximum isolation of FPGAs, ASICs and other onboard components in automotive and other applications.

The DS90LV804 drives up to four LVDS clock and/or data channels over common backplanes or simple cable configurations. Its differential input range facilitates interfaces to LVDS, low-voltage positive emitter-coupled logic (LVPECL) or current mode logic (CML) input levels. Output levels are fully LVDS-compliant. Optimized for use as a signal integrity driver for clock and data signals, the device’s quad configuration has matched output drivers for a typical minimal channel-to-channel skew of 50 psec. Onboard terminations help reduce jitter by terminating the signal path at the transmit output and at the receiver input.

The DS90LV804 is available in a 32-pin LLP package that measures 5 x 5 x 0.80 mm. Lead-free packages are also available.





Engineering Jobs:








Sponsored By:

 
Back to Top


Contact Us  E-mail Webmaster  For Advertisers  For Search Partners  Privacy Statement  RSS  Terms of Use
© 2010 Penton Media, Inc. All rights reserved.